Using Butterfly-Patterned Partial Sums to Draw from Discrete Distributions

Guy L. Steele Jr.  
Oracle Labs  
guy.steele@oracle.com

Jean-Baptiste Tristan  
Oracle Labs  
jean.baptiste.tristan@oracle.com

Abstract

We describe a SIMD technique for drawing values from multiple discrete distributions, such as sampling from the random variables of a mixture model, that avoids computing a complete table of partial sums of the relative probabilities. A table of alternate (“butterfly-patterned”) form is faster to compute, making better use of coalesced memory accesses; from this table, complete partial sums are computed on the fly during a binary search. Measurements using CUDA 7.5 on an NVIDIA Titan Black GPU show that this technique makes an entire machine-learning application that uses a Latent Dirichlet Allocation topic model with 1024 topics about about 13% faster (when using single-precision floating-point data) or about 35% faster (when using double-precision floating-point data) than doing a straightforward matrix transposition after using coalesced accesses.

Categories and Subject Descriptors D.1.3 [Concurrent Programming]; E.1 [Data Structures]; Distributed data structures

Keywords butterfly, coalesced memory access, discrete distribution, GPU, latent Dirichlet allocation, LDA, machine learning, multithreading, memory bottleneck, parallel computing, random sampling, SIMD, transposed memory access

1. Overview

The successful use of Graphics Processing Units (GPUs) to train neural networks is a great example of how machine learning can benefit from such massively parallel architecture. Generative probabilistic modeling [3] and associated inference methods (such as Monte Carlo methods) can also benefit. Indeed, authors such as Suchard et al. [23] and Lee et al. [4] have pointed out that many algorithms of interest are embarrassingly parallel. However, the potential for massively parallel computation is only the first step toward full use of GPU capacity. One bottleneck that such embarrassingly parallel algorithms run into is related to memory bandwidth; one must design key probabilistic primitives with such constraints in mind.

We address the case where parallel threads draw independently from distinct discrete distributions. This can arise when implementing any mixture model, and Latent Dirichlet Allocation (LDA) models in particular, which are probabilistic mixture models used to discover abstract “topics” in a collection of documents (a corpus) [4]. This model can be fitted (or “trained”) in an unsupervised fashion using sampling methods [2, chapter 11] [7]. Each document is modeled as a distribution θ over topics, and each word in a document is assumed to be drawn from a distribution φ of words. Understanding the methods described in this paper does not require a deep understanding of sampling algorithms for LDA.

What is important is that each word in a corpus is associated with a so-called “latent” random variable θ usually referred to as z, that takes on one of K integer values, indicating a topic to which the word belongs. Broadly speaking, the iterative training process works by tentatively choosing a topic (that is, sampling the random latent variable z) for a given word using relative probabilities calculated from θ and φ, then updating θ and φ accordingly.

In this paper, we focus on the step that, given a discrete distribution represented as a length-K array a of relative probabilities, chooses an integer j such that 0 ≤ j < K in such a way that the probability of choosing any specific value j′ is a_j′ / σ, where σ is the sum of all elements of a. (We use zero-based indexing throughout this paper.) This is easily done using a three-step process:

1. Normalize a (divide each entry by the sum of all entries).
2. Let u be chosen uniformly at random (or pseudorandomly) from the real interval [0, 1).
3. Find the smallest index j such that the sum of all entries of a at or below index j is larger than u.

In practice, this sequence of steps may be optimized by doing a bit of algebra and using a binary search:
1. Compute \( p_i \), the prefix-sum of \( a \), such that \( p_{ij} = \sum_{i=0}^{j} a_i \).
2. Choose \( u \) uniformly at random (or pseudorandomly) from the real interval \([0, 1)\), and let \( u' = p(k_{j-1}) \times u \).
3. Use a binary search to find the smallest index \( j \) such that the entry at index \( p_{j} \) is larger than \( u' \).

This works because all elements of \( a \) are nonnegative and therefore elements of \( p \) are monotonically nondecreasing.

Now suppose that we have many discrete distributions (thousands or millions) and wish to draw one sample from each, using a SIMD-style GPU. An obvious approach is to assign each distribution to a separate thread and have each thread execute the optimized three-step algorithm. However, in the context of the LDA application, a problem arises: when the threads fetch entries from their respective arrays (especially the \( \phi \) arrays), the values to be fetched will likely reside at unrelated locations in memory, resulting in poor memory-fetch performance. A standard technique is to have all the lanes in a warp (a group of threads being executed simultaneously by the SIMD engine) cooperate with each other. For concreteness, suppose there are 32 threads in a warp, and for simplicity, assume that each array \( a \) of relative probabilities is also of length 32. We can furthermore assume that the elements of any single \( a \) array are stored sequentially in memory (and therefore fit within a small number of cache lines); the problem arises solely because we cannot assume any specific relationship within memory among the 32 \( a \) instances to be processed simultaneously. The technique that gets around this problem is transposed memory access: as the 32 elements are fetched for each of 32 instances of \( a \), on each step \( j \) of 32 steps \((0 \leq j < 32)\), lane \( i \) \((0 \leq i < 32)\) fetches not \( a[i][j] \) but instead \( a[j][i] \). (Compare, for example, the storage of floating-point numbers as “slicewise” rather than “fieldwise” in the architecture of the Connection Machine Model CM-2, so that 32 1-bit processors cooperate on each of 32 clock cycles to fetch and store an entire 32-bit floating-point value that logically belongs to just one of the 32 processors \([10]\).) In words, on step \( j \) all 32 lanes fetch the 32 values needed by lane \( j \); as a result, on each memory cycle all 32 values being fetched are in a contiguous region of memory, allowing improved memory-fetch performance.

It is then necessary for the lanes to exchange information among themselves so that the rest of the algorithm may be carried out, including the summation arithmetic.

The novel contribution of this paper is to observe and then exploit the fact that the binary search of the array \( p \) (which is computed from \( a \) ) does not access all entries of \( p \); in fact, for an array of size \( K \) it examines only about \( \log_2 K \) entries. Therefore it is not necessary to compute all entries of the prefix-sum table. We present an alternate technique that computes a “butterfly-patterned” partial-sums table, using less computational and communication effort when implemented on a GPU; a modified binary search then uses this table to compute, on the fly, entries that would have been in the original complete prefix-sum table. This requires more work per table entry during the binary search, but because the search examines only a few table entries, the result is a net reduction in execution time. This technique may be effective for collapsed LDA Gibbs samplers \([16, 24, 30]\) as well as uncollapsed samplers, and may also be useful for GPU implementations of other algorithms \([32]\) whose inner loops sample from discrete distributions.

This paper is not about machine-learning algorithms in general or LDA in particular; rather, we use an LDA application as a convenient and practical benchmark for evaluating data-parallel sampling algorithms. The specific LDA algorithm that we use is state-of-the-art \([25]\) and had already been carefully tuned for speed before application of the techniques described in this paper.

2. Background

Suppose we are given a discrete distribution described as an array \( a \) of length \( K \) such that \( a_j \) is the relative probability that sampling the distribution will produce the value \( j \) \((0 \leq j < K)\), and for purposes of illustration we will use \( K = 16 \):

\[
\begin{array}{ccccccccccccccc}
0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 & 15 \\
0.09 & 0.18 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 & 0.09 \\
\end{array}
\]

From \( a \), compute the prefix-sum array \( p \):

1. let \( sum := 0 \)
2. for \( k \) from 0 through \( K - 1 \) do
3. \( sum += a[k] \); \( p[k] := sum \)

\[
P = \begin{bmatrix}
0.09 & 0.18 & 0.27 & 1.08 & 1.71 & 2.70 & 3.79 & 4.06 & 4.68 & 5.77 & 8.46 & 8.83 & 11.48 & 14.48 & 18.00 \\
\end{bmatrix}
\]

To sample the distribution, a simple linear search will do:

1. let \( u = \) random value chosen from \([0.0, 1.0)\)
2. let \( u' = sum \times u, j = 0 \)
3. while \( j < K - 1 \) and \( u' \geq p[j] \) do \( j += 1 \)

Alternatively, one may use a binary search:

1. let \( u = \) random value chosen from \([0.0, 1.0)\)
2. let \( u' = sum \times u, j = 0, k = K - 1 \)
3. while \( j < k \) do
4. let \( mid = \left\lfloor \frac{j + k}{2} \right\rfloor \)
5. if \( u' < p[mid] \) then \( k := mid \) else \( j := mid + 1 \)

A binary search on an array amounts to walking down a binary tree whose leaves are the array indices and whose internal nodes are labeled with all entries except the last. We can draw such a tree by starting with a drawing of the array and then displacing each entry (except the last) vertically:
Starting from the root, we compare the quantity we are searching for to the label of each internal node that we encounter; if it is smaller, we descend to the left child, otherwise to the right child.

We can picture the general process by using a convenient abbreviation: $a_m^m$ means $\sum_{0 \leq i \leq m} a_i$. Then array $p$ looks like:

$$p = \begin{bmatrix} a_0 & a_1 & a_2 & a_3 & a_4 & a_5 & a_6 & a_7 & a_8 & a_9 & a_{10} & a_{11} & a_{12} & a_{13} & a_{14} & a_{15} \end{bmatrix}$$

and the corresponding binary tree looks like this:

![Binary Tree Diagram]

Instead of computing the prefix-sum of $a$, we can compute a different set of partial sums, which we will call $p'$:

1. for $k$ from 0 through $K - 1$ do $p'[k] := a[k]$
2. for $b$ from 1 through $\log_2 K$ do
3. for $i$ from 1 through $2^{\log_2 K - b}$ do
4.  $p'[(2i)2^{b-1} - 1] += p'[(2i - 1)2^{b-1} - 1]$

$p' = \begin{bmatrix} a_0 & a_1 & a_2 & a_3 & a_4 & a_5 & a_6 & a_7 & a_8 & a_9 & a_{10} & a_{11} & a_{12} & a_{13} & a_{14} & a_{15} \end{bmatrix}$

and also treat it as a binary tree to be searched:

![Binary Tree Diagram]

This tree $p'$ is familiar: it is an intermediate state in one parallel algorithm for computing the prefix-sum array $p$. Because the iterations of the inner for loop used to construct $p'$ are independent, they may be executed in parallel, and so $p'$ can be constructed from $a$ in $\log_2 K$ steps, building the tree from bottom to top; and $p$ can likewise be constructed from $p'$ in $\log_2 K$ steps, passing information down the tree.

3. **Parallel SIMD Implementation on a GPU**

In the CUDA programming model, as used on GPU products from NVIDIA, one may pretend that one has thousands or millions of threads, each with its own local memory, stack, and registers, and one may assign to each such thread an instance of a computation. The operating system multiplexes the hardware resources to give the illusion of more or less simultaneous execution. For management purposes, threads are grouped into warps, each having exactly $W$ threads. In the actual hardware used for our experiments, $W = 32$; however, for purposes of illustration, we will use $W = 8$ or $W = 16$, to make the figures a manageable size while keeping fonts at a readable size. Warps are automatically sched-
uled onto multiple SIMD processing engines, where each engine has \( W \) lanes, and each lane performs the computation for one thread. When an engine has completed computation for one warp, it goes on to process another warp, and so on, until all warps have been processed.

The programmer can count on absolutely simultaneous execution of the \( W \) threads that constitute any single warp. There are a few low-level operations that can exchange data synchronously among the lanes of a warp \([20, 29]\); two are of interest here. The expression \( \text{shfl}(\text{value}, \text{lane}) \), when executed (necessarily simultaneously) as a SIMD operation by the threads in a warp, causes each lane to make its computed \textit{value} available to all lanes, and then returns the \textit{value} provided by lane \textit{lane}; in short, each lane gets to decide which of the other lanes to read from. The expression \( \text{shfl}xor(\text{value}, m) \) is, in effect, an abbreviation for \( \text{shfl}(\text{value}, \text{myLaneId} \oplus m) \), where \text{myLaneId} has the value \( i \) in lane \( i \) \((0 \leq i < W)\), and where \( \oplus \) is the bitwise exclusive-OR operation on unsigned integers. If the same value of \( m \) is provided on all lanes, then \( \text{shfl}xor \) performs a permutation specified by \( m \); for example, if \( m = 2 \), then lanes whose numbers differ in exactly one bit position (the second-least-significant bit) will exchange data.

Certain instructions can cause individual lanes of a warp to become conditionally inactive; others can force some or all lanes to become active again. These are typically used by a compiler (such as the CUDA compiler) to implement if-then-else statements and loops.

When the lanes of a warp execute a “load” instruction, then \( W \) words are read from memory; more precisely, at most \( W \) words are read from memory, because the memory controller performs memory reads only for active lanes (but this nicety will not matter for our purposes). The memory controller makes an effort to \textit{coalesce} these read requests, so that if multiple words to be read happen to reside in the same cache line, then the cache line is read out once.

In our LDA application, we have many documents to be processed, each with a different number of words (we pre-sort the documents so that those of any one warp likely have similar lengths). We assign one document to each thread. The thread processes each word in the document; for that word it computes a discrete distribution to be sampled, and then samples it once. All threads in a warp process the \( k \)th word of their respective documents simultaneously.

Within each thread, the array \( a \) representing the distribution to be sampled is computed on the fly, used once, and then discarded, so \( a \) resides in registers. It is the elementwise product of two other arrays, \( \theta \) and \( \phi \); \( \theta \) represents a discrete distribution associated with the document, so it is kept in the local memory of the thread, but \( \phi \) represents a discrete distribution associated with the word type, and comes from a very large table that must reside in main memory. There is no reason to expect significant correlation of word types among the \( k \)th words of the \( W \) documents in a warp, so very likely their \( \phi \) arrays are scattered throughout main memory.

To keep the discussion simple, for now we will assume \( K = W \). (We lift this restriction in Section 5).

If we use a straightforward approach, every lane loads only the data it needs and computes its own \( a \) values. This situation is pictured in Figure 1(a), where for each element the variable name \( a \) is replaced with one of the letters \( A \) through \( H \) to indicate which lane that particular element logically belongs to. In this case, every \( a \) element resides in some register of the lane to which it logically belongs, which logically is just what we want. The downside is poor performance because few memory accesses will be coalesced.

An alternative approach is to use transposed memory access. The lanes work together so that memory accesses are coalesced, then compute the \( a \) values for the data they happen to have (the precomputed \( \theta \) arrays can also be pre-transposed, so that every lane will have the elements of \( \theta \) that it needs in its own local memory). This situation is pictured in Figure 1(b). The downside is that no lane has direct access to all the \( a \) values that it needs to compute its \( p \) values.

One way out is to arrange to have lanes use \( \text{shfl}xor \) operations to exchange data, so as to turn the situation of Figure 1(b) into that of Figure 1(a). This is a well-known problem with well-known solutions; one that works as well as could be expected is illustrated in Figure 2. On step \( i \) \((0 \leq i < \log_2 W)\), \( W/2 \) \( \text{shfl}xor \) instructions are used.
in algorithmic complexity may also begin to matter. CUDA

the manner in which the observed speedup comes from an overall reduction of instructions and

We realize that this comparison does not explain the faster speed observed

There are

We remark on the algorithmic complexity as a function of

Here is how the butterfly-patterned table is constructed. Each butterfly computation operates on four entries, within the W p' arrays, that are at the intersection of two rows whose indices differ by a power of 2 and two columns whose indices differ by that same power of 2. Suppose the four values in those entries are \[
\begin{bmatrix}
  a & b \\
  c & d
\end{bmatrix}
\]

and avoid all scattered memory access. The idea is to have the lanes cooperate to construct a partial sums table that is related to the p' arrays discussed in Section 2. Instead of ending up with every lane having all its own p' array elements, each array is distributed across multiple lanes—but instead of every lane containing exactly one element of every p' array, they are distributed in a more complicated way: we call it a “butterfly-patterned partial sums table.” The construction of this table requires only \(W - 1\) _shfl_xor_ operations. During the binary search, an additional \(2(W - 1)\) _shfl_xor_ and _shfl_xor_ operations are used as the lanes assist each other in accessing array elements.

Here is how the butterfly-patterned table is constructed. There are \(\log_2 W\) steps, and during step \(i\) (0 \(\leq i < \log_2 W\)), \(2(\log_2 W - i - 1)\) _shfl_xor_ instructions are used to perform \((2(\log_2 W - i - 1)\) \(W^W_2\) butterfly computations (see Figure 3).

\[
\text{int } r = \text{threadIdx.x} \& 0x1f; 
\]

\[
\text{for } (\text{int } b=0; b < \log_2 W; b++) \{ 
\]

\[
\text{for } (\text{int } j=0; j < (W>>(b+1)); j++) \{ 
\]

\[
\text{d = ((j << 1) + 1) << b) - 1; 
\]

\[
\text{h = (r & (1<<b)) ? a[d] : a[d+(1<<b)]]; 
\]

\[
\text{v = _shfl_xor(h, 1<<b); 
\]

\[
\text{if } (r & (1<<b)) \text{ a[d] = v; } 
\]

\[
\text{else a[d+(1<<b)] = v; } 
\]

\[
\text{These 3 lines are replaced below to make a new version.} 
\]

\[
\text{p[d] = a[d]; } 
\]

\[
\text{p[W-1] = a[W-1]; } 
\]

The result is shown in Figure 4(a). The rows of this figure are labeled with tree levels (1 through 4) and \(S\). Observe that in the row labeled \(S\), every lane has the sum of its own \(a\) array. Observe also in the row labeled 1, every lane has the root of its own binary search tree for \(p'\). The two rows labeled 2 collectively contain all the level-2 internal nodes of the trees, the four rows labeled 3 contain all the level-3 nodes, and the eight rows labeled 4 contain all the level-4 nodes. Figure 4(b) is the same, but highlights entries that logically belong to lane \(F\); one can see the sum (in the bottom row) as well as the entire binary search tree, indicated by the arrows.

Here is a precise description of the pattern: the entry in row \(i\) and column \(j\) contains the value \(X_w^v\) where \(m = i \oplus (i + 1)\), \(k = \left\lfloor \frac{w}{2} \right\rfloor\), \(\ell = (i \& \neg m) + (j \& m)\), \(X = "ABCDEFGHJIKLMNOP"[\ell]\), \(v = j \& (\neg k)\), and \(w = v + k\). We use “\(\neg m\)” to indicate bitwise NOT, “\&” to indicate bitwise AND, and (as earlier) “\(\oplus\)” to indicate bitwise XOR.
Given this table, it's just a matter of making sure that each lane has access to the tree nodes it needs during the binary search. During step $i$ of the binary search ($0 \leq i < \log_2 W$), $2^{(\log_2 W) - i - 1}$ _shfl1_xor instructions are executed so as to make available all entries in rows labeled $(\log_2 W) - i$, and each lane picks off the entry of interest by computing which lane contains it and which _shfl1_xor instruction will post it; $2^{(\log_2 W) - i - 1}$ _shfl1 instructions are also needed to exchange array-address information.

There a variation of this technique that in our experiments turned out to be even faster. It uses a tiny modification of the butterfly computation: instead of replacing $\begin{bmatrix} a & b \\ c & d \end{bmatrix}$ with $\begin{bmatrix} a + b & c \\ c + d & d \end{bmatrix}$, it replaces them with $\begin{bmatrix} a + b & c + d \\ c + d & d \end{bmatrix}$.

This alternate replacement saves one machine instruction at the lowest level in the innermost loop. Merely replace the three lines of CUDA code indicated with these two lines:

```c
if (x & (1<<b)) a[d] = a[d+(1<<b)];
a[d+(1<<b)] = a[d] + v;
```

Because the two loops are unrolled (the outer loop we actually unroll manually, and the CUDA compiler then automatically unrolls the inner one), many of the expressions are reduced to constants or hoisted out of the loops at compile time. As a result, the if statement represents a single conditional move operation, whereas in the previous version of the code, the if-else statement represents two conditional move operations. Eliminating one conditional move operation results in a substantial speed improvement (about 15%).

The resulting table has a slightly more complicated pattern (see Figure 5). It requires a slightly more complicated version of the binary search code, one that either adds or subtracts at each step, and whether to add or subtract at a given step depends on a bit of the lane number (that is, at each step some lanes must add while others subtract).

## 4. Use in an LDA Application

In Sections 4.3 and 5, we show how to use these sampling techniques in the context of a kernel for sampling $z$ values for a complete machine-learning application.

For a Latent Dirichlet Allocation model of, for example, a set of documents to which we want to assign topics probabilistically using Gibbs sampling, let $M$ be the number of documents, $K$ be the number of topics, and $V$ be the size of the vocabulary, which is a set of distinct words. Each document is a bag of words, each of which belongs to the vocabulary; any given word can appear in any number of documents, and may appear any number of times in any single document. The documents may be of different lengths.

We are interested in the phase of an uncollapsed Gibbs sampler that draws new $z$ values, given $\theta$ and $\phi$ distributions. Because no $z$ value directly depends on any other $z$ value in this formulation, new $z$ values may all be computed independently (and therefore in parallel to any extent desired).

We assume that we are given an $M \times K$ matrix $\theta$ and a $V \times K$ matrix $\phi$; the elements of these matrices are non-negative numbers, typically represented as floating-point values. Row $m$ of $\theta$ (that is, $\theta(m, \cdot)$) is the (currently assumed) distribution of topics for document $m$, that is, the relative probabilities (weights) for each of the $K$ possible topics to which the document might be assigned. Note that columns of $\theta$ are not to be considered as distributions. Sim-
column $k$ of $\phi$ (that is, $\phi[\cdot, k]$) is the (currently assumed) distribution of words for topic $k$, that is, the weights with which the $V$ possible words in the vocabulary are associated with the topic. Note that rows of $\phi$ are not to be considered as distributions. We organize $\theta$ as rows and $\phi$ as columns for engineering reasons: we want the $K$ entries obtained by ranging over all possible topics to be contiguous in memory so as to take advantage of memory cache structure.

We also assume that we are given (i) a length-$M$ vector of nonnegative integers $N$ such that $N[m]$ is the number of words in document $m$, and (ii) an $M \times N$ ragged array $w$, by which we mean that for $0 \leq m < M$, $w[m]$ is a vector of length $N[m]$. Each element of $w$ is a word type (a nonnegative integer less than $V$) and may therefore be used as a first index for $\phi$. Our goal, given $K$, $M$, $V$, $N$, $\theta$, and $\phi$, and assuming the use of a temporary $M \times N \times K$ ragged work array $a$ (which we will later optimize away), is to compute all the elements for an $M \times N$ ragged array $z$ as follows: For all $m$ such that $0 \leq m < M$ and for all $i$ such that $0 \leq i < N[m]$, do two things: first, for all $k$ such that $0 \leq k < K$, let $a[m][i][k] = \theta[m, k] \times \phi[w[m][i][k]]$; second, let $z[m][i]$ be a nonnegative integer less than $K$, chosen randomly in such a way that the probability of choosing the value $k'$ is $a[m][i][k']/\sigma$ where $\sigma = \sum_{0 \leq k < K} a[m][i][k]$. Thus, $a[m][i][k']$ is a relative (unnormalized) probability, and $a[m][i][k']/\sigma$ is an absolute (normalized) probability.

Algorithm 1 is a basic implementation of this process. We remark that a “let” statement creates a local binding of a scalar (single-valued) variable and gives it a value, that a “local array” declaration creates a local binding of an array variable (containing an element value for each indexable position in the array), and that distinct iterations of a containing “for” or “for all” construct are understood to create distinct and independent instantiations of such local variables for each iteration. The iterations of “for . . . from . . . through . . .” are executed sequentially in a specific order; but the iterations of a “for all” construct are intended to be computationally independent and therefore may be executed in any order, or in parallel, or in any sequential-parallel combination. We use angle brackets to indicate the use of a “code chunk” that is defined as a separate algorithm; such a use indicates that the definition of the code chunk should be inserted at the use site, possibly with parameter substitution, as if it were a macro, but surrounded by begin and end (this programming-language technicalities ensures that the scope of any variable declared within the code chunk is confined to that code chunk).

The computation of the $\theta$-$\phi$ products (lines 2-8 of Algorithm 1) is straightforward. The computation of partial sums (lines 10-12) is sequential; the variable $\text{sum}$ accumulates the
products, and successive values of $\text{sum}$ are stored into the array $p$. A random integer is chosen for $z[m,i]$ by choosing a random value uniformly from the range $[0, 0.1]$, scaling it by the final value of $\text{sum}$ (which has the same algorithmic effect as dividing each $p[m][i][k]$ by that value, for all $0 \leq k < K$, to turn it into an absolute probability), and then searching the subarray $p[m][i]$ to find the smallest entry that is larger than the scaled value (and if there are several such entries, all equal, then the one with the smallest index is chosen); the index $j$ of that entry is used as the desired randomly chosen integer. A simple linear search (Algorithm 4) can do the job, but a binary search (Algorithm 3) can be used instead, which is faster, on average, for $K$ sufficiently large.

Algorithm 4 Drawing $z$ values (transposed access)

1: procedure $\text{drawZ}(\frac{\theta}{M[K]}, \phi[V, K])$
2: $\left[w[M[N]]; \text{output } z[M, N]\right]$
3: local array $p_{local}[M[K], \theta_{local}[M[N]]$
4: for all $0 \leq q < M/W$ do
5: local array $c_{warp}[W, W]$
6: for SIMD $0 \leq r < W$ do
7: let $m = q \times W + r$
8: local array $\theta_{local}[K]$
9: $\langle \text{cache } \theta \text{ values into } \theta_{local}\rangle$
10: let $i_{master} = 0$
11: while $any(i_{master} < N[m])$ do
12: let $i = \min(i_{master}, N[m] - 1)$
13: $\langle \text{compute partial sums of } \theta-\phi \text{ products}\rangle$
14: let $j = 0$
15: $\langle \text{search the table } p_{local}[m] \text{ of partial sums}\rangle$
16: $z[m, i] := j$
17: $i_{master} += 1$
18: end

Algorithm 5 Caching $\theta$ values (transposed access)

1: code chunk $\langle \text{cache } \theta \text{ values into } \theta_{local}\rangle$
2: let $j = 0$
3: while $j < (K \mod W)$ do
4: $\theta_{local}[j] := \theta[m,j]; j += 1$
5: while $j < K$ do
6: for $k$ from 0 through $W - 1$ do
7: $\langle \text{next line uses transposed access to } \theta\rangle$
8: $\theta_{local}[j + k] := \theta[q \times W + k, j + r]$
9: $j += W$
10: end

5. Blocking and Transposition

Anticipating certain characteristics of the hardware, we make some commitments as to how the algorithm will be executed. We assume that arrays are laid out in row-major order (as they are when using C or CUDA). Let $W$ be a machine-dependent constant (typically 16 or 32, but for now we do not require that $W$ be a power of 2). For purposes of illustration we assume $W = 8$ and also $K = 19$. We divide the documents into groups of size $W$ and assume that $M$ is an exact multiple of $W$. (In the overall application, the set of documents can be padded with empty documents so as to make $M$ be an exact multiple of $W$ without affecting the overall behavior of the algorithm on the “real” documents.) We turn the outermost loop of Algorithm 4 (with index variable $m$) into two nested loops with index variables $q$ and $r$, from which the equivalent value for $m$ is then computed. We commit to making the loop with index variable $i$ sequential, to treating the iterations of the loop on $q$ as independent (and therefore possibly parallel), and to treating the iterations of the loop on $r$ as executed by a SIMD “thread warp” of size $W$, that is, parallel and implicitly lock-step synchronized. As a result, we view each of the $M$ documents as being processed by a separate thread. A benefit of making the loop on $r$ sequential is that the array $p$ can be made two-dimensional and non-ragged, having size $M 	imes K$. We fuse the loop that computes $\theta-\phi$ products with the loop that computes partial sums; this eliminates the need for the array $a$, but instead (for reasons explained below) we use $a_{local}$ as a two-dimensional, non-ragged array of size $M 	imes W$ that is used only when $K \geq W$. Within the loop on $q$ we declare a local work array $c_{warp}$, of size $W 	imes W$ that will be used to exchange information by the $W$ threads within a warp; our eventual intent is that this array will reside in GPU registers. We cache values from the array $\theta$ in a per-thread array $\theta_{local}$ of length $K$, anticipating that such cached values will reside in a faster memory and be used repeatedly by the loop on $i$.

There is, however, a subtle problem with the loop controlling index variable $i$: the upper bound $N[m]$ for the loop variable may be different for different threads. As a result, in the last iterations it may be that some threads have “gone to sleep” because they reached their upper loop bound earlier than other threads in the warp. This is undesirable because, as we shall see, we rely on all threads “staying awake” so that they can assist each other. Therefore, we rewrite the loop control to use a “master index” idiom and exploit the trick of allowing a thread to perform its last iteration (with $i = N[m] - 1$) multiple times, which doesn’t work for many algorithms but is acceptable for LDA Gibbs.

The result of all these code transformations is Algorithm 5 which makes use of three code chunks: Algorithm 5 Algorithm 4 and either Algorithm 2 or Algorithm 5 Algorithm 6 besides using SIMD thread warps of size $W$ to process documents in groups of size $W$, also process topics in blocks of size $W$. This allows the innermost loops to process “little” arrays of size $W \times W$. If $K$ (the number of topics) is not a multiple of $W$, then there will be a remnant of size $K \mod W$. To make looping code slightly simpler, we put the remnant at the front of each array, rather than at the end. For $W = 8$ and $K = 19$, topics 0, 1, and 2 form the remnant; topics 3–10 form a block of length 8; and topics 11–18 form a second block. This organization of arrays into
blocks allows reduction of the cost of accessing data in main memory by performing *transposed accesses*. The simplest use of transposed memory access occurs in Algorithm 5. For every document, a \( \theta \) value is fetched for every topic. The topics are regarded as divided into a leading remnant (if any) and then a sequence of blocks of length \( W \). The *while* loop on lines 3–4 handles the remnant, and then the following *while* loop processes successive blocks. On line 8 within the inner loop, note that the reference is to \( \theta[q \times W + k, j + r] \) rather than the expected \( \theta[q \times W + r, j + k] \) (which would be the same as \( \theta[m, j + k] \) because \( m = q \times W + r \)). The result is that when the \( W \) threads of a SIMD warp execute this code and all access \( \theta \) simultaneously, they access \( W \) consecutive memory locations, which can typically be fetched by a hardware memory controller much more efficiently than \( W \) memory locations separated by stride \( K \). Another way to think about it is that on any given single iteration of the loop on lines 6–8 (which is overall designed to fetch one \( W \times W \) block of \( \theta \) values) instead of every thread in the warp fetching its \( k \)th value from the \( \theta \) array, all the threads work together to fetch all \( W \) values that are needed by thread \( k \) of the warp. Each thread then stores the \( \phi \) value is fetched into its local copy of the array \( \theta_{\text{local}} \).

Algorithm 6 compensates for this transposition of \( \theta \). The idea is also to divide each row of \( \phi \) into blocks (possibly preceded by a remnant) and perform transposed accesses to \( \phi \). To do this, each thread needs to know which row of \( \phi \) every other thread is interested in; this is done through \( W \times W \) local work array \( c_{\text{warp}} \). In line 4, each thread figures out which word is the \( r \)th word of its document and calls it \( c \); in line 5 it then stores its value for \( c \) into every element of row \( r \) of the array \( c_{\text{warp}} \). This is not an especially fast operation, but it pays for itself later on. The loop in lines 7–9 computes \( \theta \)-\( \phi \) products and partial sums \( p \) in the usual way (remember that the remnant in \( \theta_{\text{local}} \) is not transposed), but the loop in lines 11–13 processes a block to compute product values to store into the \( a_{\text{local}} \) array; the access to \( \phi \) on line 13 is transposed (note that the accesses to \( \theta_{\text{local}} \) and \( c_{\text{warp}} \) are transposed; because they were constructed and stored in transposed form, normal fetches cause their values to line up correctly with the \( \phi \) values obtained by a transposed fetch). So this is pretty good; but in line 16 we finally pay the piper: in order to have the finally computed partial sums \( p \) reside in the correct lane for the binary search, it is necessary to perform a transposed access to \( a_{\text{local}} \) on line 16 but \( a_{\text{local}} \) is a local array, so transposed accesses are bad rather than good, and this occurs in an inner loop, so performance still suffers.

### 6. Using Butterfly-patterned Partial Sums

We avoid the cost of the final transposition of \( a_{\text{local}} \) by not requiring the partial sums table \( p \) for each thread to be entirely in the local memory of that thread. Instead, for each \( W \times W \) block we use a butterfly-patterned table \( p' \).

Our final version is Algorithm 7. It is similar to Algorithm 4 but declares all local arrays so as to be thread-local (and specifies that arrays \( a_{\text{reg}} \) and \( c_{\text{warp}} \) should reside in registers). It uses Algorithm 5 to cache \( \theta \) values in \( \theta_{\text{local}} \), and also uses three new code chunks: Algorithms 8, 9, and 10. For Algorithm 7 to work properly, \( W \) must be a power of 2.

Algorithm 8 computes the butterfly-patterned table. The tricky part is the loop on lines 13–23 which is implemented by the alternate (faster) version of the CUDA code shown in Section 3.

Within a butterfly-patterned block of partial sums, Algorithm 9 performs a binary search as follows. The \( u' \) value is

---

**Algorithm 6**  Compute partial sums (transposed access)

1. **code chunk** (compute partial sums of \( \theta \)-\( \phi \) products):
   1. let \( c = w[m][j] \)
   2. for all \( 0 \leq k < W \) do
      3. \( c_{\text{warp}}[k, r] \leftarrow c \)  \( \triangleright \) Transposed access to \( c_{\text{warp}} \)
   4. let \( sum = 0 \)
   5. let \( j = 0 \)
   6. while \( j < W \) do
      7. \( sum += (\theta_{\text{local}}[j] \times \phi[c, j]) \)
      8. \( p_{\text{local}}[m][j] := sum \)
      9. \( j += 1 \)
   10. while \( j < K \) do  \( \triangleright \) Process all \( W \times W \) blocks
      11. for \( k \) from 0 through \( W - i \) do
         12. \( \triangleright \) Next line uses transposed access to \( \phi \)
         13. \( a_{\text{local}}[m, k] := \theta_{\text{local}}[j + k] \times \phi[c_{\text{warp}}[r, k], j + r] \)
      14. for \( k \) from 0 through \( W - i \) do
         15. \( \triangleright \) Next line uses transposed access to \( \theta_{\text{local}} \), alas
         16. \( sum += a_{\text{local}}[q \times W + k, r] \)
         17. \( p_{\text{local}}[m, j + k] := sum \)
         18. \( j += W \)
      19. end

---

**Algorithm 7**  Drawing new \( z \) values using a butterfly table

1. **procedure** DRAW\(Z(N[M], \theta[M, K], \phi[V, K])\):
   1. \( w[M][N] \); output \( z[M, N] \)
   2. \( \triangleright \) \( W \) (the “warp size”) must be a power of 2,
   3. \( \triangleright \) and \( M \) must be a multiple of \( W \).
   4. for all \( 0 \leq q < M \) do
      5. for SIMD \( 0 \leq r < W \) do
         6. let \( m = q \times W + r \)
         7. local array \( p'[K], \theta_{\text{local}}[K] \)
         8. register array \( a_{\text{reg}}[W], c_{\text{warp}}[W] \)
         9. \( \langle \text{cache } \theta \text{ values into } \theta_{\text{local}} \rangle \)
         10. let \( i_{\text{master}} = 0 \)
         11. while \( i_{\text{master}} < N[m] \) do
            12. let \( i = \min(i_{\text{master}}, N[m] - 1) \)
            13. \( \langle \text{SIMD compute butterfly partial sums} \rangle \)
            14. let \( j = 0 \)
            15. \( \langle \text{SIMD search butterfly partial sums} \rangle \)
            16. \( z[m, i] := j \)
            17. \( i_{\text{master}} += 1 \)
         18. end
      19. end
   20. end

---
Algorithm 8  Compute a butterfly-patterned table of sums
1: code chunk (SIMD compute butterfly partial sums):
2: let \( c = w[m][i] \)
3: for all \( 0 \leq k < W \) do
4: \( c_{\text{warp}}[k] := \_\text{shfl}(c, k) \)
5: let \( \text{sum} = 0.0, j = 0 \)
6: while \( j < (K \mod W) \) do \( \triangleright \) Process the remnant
7: \( \text{sum} += (\theta_{\text{warp}}[j] \times \phi(c, j)); p'[j] := \text{sum} \)
8: \( j := j + 1 \)
9: while \( j < K \) do \( \triangleright \) Process all \( W \times W \) blocks
10: for \( k \) from 0 through \( W - 1 \) do
11: \( \triangleright \) Next line uses transposed access to \( \phi \)
12: \( a_{\text{reg}}[k] := \theta_{\text{warp}}[j + k] \times \phi(c_{\text{warp}}[k], j + r) \)
13: for \( b \) from 0 through \( (\log_2 W) - 1 \) do
14: let \( \text{bit} = 2^b \)
15: for \( i \) from 0 through \( \frac{W}{2 \times \text{bit}} - 1 \) do
16: let \( d = 2 \times \text{bit} \times i + (\text{bit} - 1) \)
17: let \( h = (m \& \text{bit}) \neq 0 \)
18: then \( a_{\text{reg}}[d] \)
19: else \( a_{\text{reg}}[d + \text{bit}] \)
20: let \( v = \_\text{shfl}(h, \text{bit}) \)
21: if \( (r \& \text{bit}) \neq 0 \) then \( a_{\text{reg}}[d + \text{bit}] := a_{\text{reg}}[d + v] \)
22: \( a_{\text{reg}}[d + \text{bit}] := a_{\text{reg}}[d] \)
23: \( p'[j + d] := a_{\text{reg}}[d] \)
24: \( \text{sum} += a_{\text{reg}}[W - 1]; p'[W - 1] := \text{sum} \)
25: \( j := j + W \)
26: end

Algorithm 9  Searching within a butterfly-patterned table
1: code chunk (SIMD search butterfly partial sums):
2: let \( u = \text{random value chosen from } [0.0, 1.0] \)
3: let \( u' = \text{sum} \times u, j = 0, k = \left\lfloor \frac{W}{2} \right\rfloor - 1 \)
4: let searchBase = \( (K \mod W) + (W - 1) \)
5: \( \triangleright \) Binary search to find correct block of size \( W \)
6: while \( j < k \) do
7: let \( \text{mid} = \left\lfloor \frac{j + k}{2} \right\rfloor \)
8: if \( u' < p'[\text{mid} \times W + \text{searchBase}] \) then \( k := \text{mid} \)
9: else \( j := \text{mid} + 1 \)
10: let blockBase = \( (K \mod W) + j \times W \)
11: if \( K \geq W \) then
12: (SIMD butterfly search one block)
13: if \( \text{blockBase} > 0 \) then
14: if \( u' < p'[m, \text{blockBase} - 1] \) then
15: \( \triangleright \) Not in a block after all, so search remnant
16: for \( i \) from 0 through \( (K \mod W) - 1 \) do
17: if \( u' < p'[i] \) then \( \{ j := i; \text{ break } \} \)
18: end

computed exactly as in Algorithms 2 and 3, and a block to be searched is identified by performing a binary search on the subarray consisting of just the last row of each block; this identifies a specific block to search. If \( K \geq W \), then some

Algorithm 10  Butterfly search within one \( W \times W \) block
1: code chunk (SIMD butterfly search one block):
2: let \( \text{lowValue} = (\text{if } \text{blockBase} > 0 \) then \( p'\text{[blockBase - 1]} \) else 0)
3: let \( \text{highValue} = p'\text{[blockBase + (W - 1)]}\)
4: let \( \text{flip} = 0 \)
5: let \( \text{mask} = ((W - 1) \times (2 \times \text{bit})) \& (W - 1) \)
6: let \( y = 0 \)
7: for \( i \) from 0 through \( \frac{W}{2 \times \text{bit}} - 1 \) do
8: let \( d = (\text{bit} - 1) + 2 \times \text{bit} \times i \)
9: let \( \text{him} = (d \& \text{mask}) + (r \& \neg \text{mask}) \)
10: let \( \text{hisBlockBase} = \_\text{shfl}(\text{blockBase}, \text{him}) \)
11: let \( t = \_\text{shfl}(p'\text{[hisBlockBase + d]}, \text{flip}) \)
12: if \( ((r \& d) \& \text{mask}) = 0 \) then \( y := t \)
13: let \( \text{compareValue} = (\text{if } (r \& \text{bit}) \neq 0 \) then \( \text{highValue} - y \) else \( \text{lowValue} + y \)
14: if \( \text{stop} < \text{compareValue} \) then
15: \( \text{highValue} := \text{compareValue} \)
16: \( \text{flip} := \text{flip} \& (\text{bit} \& r) \)
17: else
18: \( \text{lowValue} := \text{compareValue} \)
19: \( \text{flip} := \text{flip} \& (\text{bit} \& \neg r) \)
20: \( j := \text{blockBase} + (\text{flip} \& r) \)
21: end

\( W \times W \) block is identified, and it is searched, but it is possible that the desired \( u' \) value does not lie within that block; in that case, the remnant is searched using a linear search.

In order to search within a block, Algorithm 10 maintains two additional state variables \( \text{lowValue} \) and \( \text{highValue} \). An invariant is that if lane \( m \) has indices \( j \) through \( k \) of a block still under consideration, then \( \text{lowValue} = m_{\text{blockBase} + j} \) and \( \text{highValue} = m_{\text{blockBase} + k} \). In order to cut the search range in half, the binary search needs to compare the \( u' \) value to the midpoint value \( m_{\text{blockBase} + \text{mid}} \) where \( \text{mid} = \left\lceil \frac{j + k}{2} \right\rceil \). In Algorithm 5 this value is of course an entry in the \( p \) array, but in Algorithm 10 the midpoint value is calculated by choosing an appropriate entry from the butterfly-patterned \( p' \) array and then either adding it to \( \text{lowValue} \) or subtracting it from \( \text{highValue} \). Whether to add or subtract on iteration number \( b \) (where the \( \log_2 W \) iterations are numbered starting from 0) depends on whether bit \( b \) (counting from the right starting at 0) of the binary representation of \( m \) is 0 or 1, respectively. Depending on the result of the comparison of the midpoint value with the \( u' \) value, the midpoint value is assigned to either \( \text{lowValue} \) and \( \text{highValue} \), maintaining the invariant, and a bit of a third state variable \( \text{flip} \) (initially 0) is updated. When the binary search is complete, the correct index to select is computed from the value in \( \text{flip} \).
The threads in a warp assist one another in fetching tree nodes using the loop in lines 12–17. The function __shfl_xor effects this data transfer in line 16.

7. Evaluation

We coded four versions of a complete LDA Gibbs-sampler topic-modeling algorithm in CUDA 6.5 for an NVIDIA Titan Black GPU (\(W = 32\)). For each version we tested two variants, one using Algorithm 1 (using the binary search of Algorithm 3) and one using Algorithm 7. These algorithms are the ones on which we reported at ICML 2015 [23]; that paper includes only a passing mention of this use of butterfly-patterned partial sums, and refers to an early version of this paper [23]. All eight variants were tested for speed using a Wikipedia-based dataset with number of documents \(M = 43556\), vocabulary size \(V = 37286\), total number of words in corpus \(\Sigma N = 3072062\) (therefore average document size \((\Sigma N)/M \approx 70.5\)), and maximum document size \(\text{max } N = 307\). Each variant was measured using eight different values for the number of topics \(K\) (16, 48, 80, 112, 144, 176, 208, and 240), in each case performing 100 sampling iterations and measuring the execution time of the entire application, not just the part that draws \(z\) values. Each data point shown in Figure 7 (and in Figure 8) is an average of five runs; the maximum relative standard deviation was 0.38. One can see that the measurements for Algorithms 4 and 7 have a distinctive sawtooth pattern: the amount by which a measurement dips below an upper-bounding line depends on the number of trailing zero-bits in the binary representation of the length of the remnant (that is, the value of \(K \mod 32\)).

For 32-bit intermediate data (Figure 7(a)), Algorithm 7 is faster than Algorithm 4 for all \(K > 576\); moreover, it is also faster for all multiples of 32 greater than 64. For \(K = 512\), Algorithm 7 is 8% faster than Algorithm 4 for \(K = 1024\), it is 13% faster. For 64-bit intermediate data (Figure 7(b)), Algorithm 7 is faster than Algorithm 4 for all \(K > 64\). For \(K = 512\), Algorithm 7 is 33% faster than Algorithm 4 for \(K = 1024\), it is 35% faster.

Measurements of just Algorithms 4 and 7 for all \(480 \leq K < 544\) (not just multiples of 4), are shown in Figures 8(a) and 8(b), which exhibit the sawtooth pattern in greater detail in the measurements for both algorithms.

It is difficult to measure GPU memory bandwidth and computational costs directly, because CUDA “abstracts” the hardware architecture, and the optimizing compiler does extraordinarily complex instruction scheduling, so we relied entirely on measuring wall-clock time for entire application executions. Nevertheless, we can draw some inferences.

In each of Figures 7(a) and 7(b), the “register transpose” runs (Algorithm 4) shows the improvement over the baseline (Algorithm 1) that comes from the combination of using transposed (therefore coalesced) memory accesses, compensating for the transposition by shuffling in-register among lanes, and otherwise keeping the computation exactly the same. We may infer that the net improvement over the baseline is attributable entirely to improved use of memory bandwidth (less the cost of in-register shuffling). The “butterfly partial sums” run (Algorithm 7) shows additional improvement from applying the butterfly-patterned partial-sums trick to Algorithm 4 and this additional net improvement is attributable entirely to a combination of reduced computation and reduced register shuffling. Ideally, one would like to “complete the diamond” by evaluating the impact of the butterfly directly over the baseline, but the butterfly makes sense only in conjunction with transposed memory access. For \(K = 1024\), then, it is fair to say that for 32-bit intermediate data, taking advantage of memory coalescing provides a 70% speed improvement over the baseline algorithm, and the butterfly-patterned partial-sums technique provides an additional improvement of 4 percentage points relative to baseline, for an overall speedup of 74% over the baseline; and also that for 64-bit intermediate data, taking advantage of memory coalescing provides...
8. Related Work

Because the computed probabilities are relative in our LDA application, it is necessary to compute all of them and then to compute, if nothing else, their sum, so that the relative probabilities can be effectively normalized. Therefore every method for drawing from a discrete distribution represented by a set of relative probabilities involves some amount of preprocessing before drawing from the distribution. The various algorithms in the literature have differing tradeoffs according to what technique is used for preprocessing and what technique is used for drawing; some algorithms also accommodate incremental updating of the relative probabilities by providing a technique for incremental preprocessing.

Instead of doing a binary search on the partial sums, one can instead (as Marsaglia [18] observes in passing) construct a search tree using the principles of Huffman encoding [9] (independently rediscovered by Zimmerman [33]) to minimize the expected number of comparisons. In either case the complexity of the search is $O(\log n)$, but the optimized search may have a smaller constant, obtained at the expense of a preprocessing step that must sort the relative probabilities and therefore has complexity $\Omega(n \log n)$.

Walker [27, 28] describes what we now call the “alias” method, in which $n$ relative probabilities are preprocessed into two additional tables $F$ and $A$ of length $n$. To draw a value from the distribution, let $k$ be a integer chosen uniformly at random from $\{0, 1, 2, \ldots, n-1\}$ and let $u$ be chosen uniformly at random from the real interval $[0, 1)$. Then...
the value drawn is (if $u < F_k$ then $k$ else $A_k$). Therefore, once the tables $F$ and $A$ have been produced, the complexity of drawing a value from the distribution is $O(1)$, assuming that the cost of an array access is $O(1)$. Walker’s method for producing the tables $F$ and $A$ requires time $\Theta(n^2)$; it is easy to reduce this to $\Omega(n \log n)$ by sorting the probabilities [12] exercise 3.4.1-7] and then using, say, priority heaps instead of a list for the intermediate data structure. Either version heuristically attempts to minimize the probability of having to access the table $A$.

Vose [26] describes a preprocessing algorithm, with proof, that further reduces the preprocessing complexity of the alias method to $\Theta(n)$. The tradeoff that permits this improvement is that the preprocessing algorithm makes no attempt to minimize the probability of accessing the array $A$.

Matias et al. [19] describe a technique for preprocessing a set of relative probabilities into a set of trees, after which a sequence of intermixed generate (draw) and update operations can be performed, where an update operation changes just one of the relative probabilities; a single generate operation takes $O(\log^* n)$ expected time, and a single update operation takes $O(\log^* n)$ amortized expected time.

Li et al. [15] describe a modified LDA topic modeling algorithm, which they call Metropolis-Hastings-Walker sampling, that uses Walker’s alias method but amortizes the cost of constructing the table by drawing from the same table during multiple consecutive sampling iterations of a Metropolis-Hastings sampler; their paper provides some justification for why it is acceptable to use a “slightly stale” alias table (their words) for the purposes of this application.

The trees embedded in the butterfly-patterned partial-sums table are reminiscent of Fenwick’s binary-indexed trees [6], in that tree nodes containing partial sums are stored as array elements whose addresses are calculated through bit-manipulation of indices. However, the butterfly-patterned table as formulated here differs in three ways: (a) it stores partial sums for multiple distributions in a two-dimensional format rather than partial sums for a single distribution in a one-dimensional format; (b) it requires maintenance of two running values rather than one as a search descends the tree; and (c) at each step of the search it will always perform either an addition to one of the running values or subtraction from the other running value, whereas the Fenwick search always uses subtraction on its single running value, but at each step the subtraction is conditional.

There is a growing literature on interesting and clever techniques for improving the speed of parallel-prefix computations, especially on GPU architectures [5] [17] [31], and these techniques could possibly also be profitably applied to the problem of sampling from discrete distributions. However, we emphasize that, in contrast, the entire point of the butterfly-patterned partial-sums algorithm presented here is not to compute a complete prefix-sum table faster, but to avoid computing most of it in the first place.

9. Conclusions

This paper focuses on one low-level “utility algorithm”: independent sampling from a large number of discrete distributions. The technique presented here can be compared to an optimization that applies “only” to sorting. But sorting is an operation of broad utility that can be exploited in a wide variety of applications. In the same way, drawing from multiple discrete distributions is the most important component of a wide class of machine learning algorithms: discrete latent variable models. This class encompasses mixture models (such as Gaussian mixture models), mixed membership models (such as topic models), mixtures of experts (such as probabilistic decision trees), learning meta-algorithms (such as Bayesian averaging), and more. Just in the specific case of LDA, we are currently aware of more than 50 variants.

The currently most scalable and statistically efficient inference training procedures for LDA are based on the Stochastic Expectation Maximization variant of the Gibbs sampling procedure; they all use independent sampling as their most costly step, so improving the speed of independent sampling greatly improves the overall speed of these training algorithms. From an academic perspective, much recent work on Bayesian non-parametrics and hierarchical modeling builds upon LDA (for example, the Pachinko Allocation model and the Chinese Restaurant Franchise model). Speeding up LDA is a fundamental first step toward making such more advanced models practical. From an industrial perspective, LDA and its extensions are now making their way into useful tools and services, for example in product recommendation systems [8], consumer personalization systems [1], audience expansion systems for online advertisement [11], and document summarization [21]. It is precisely as this technology is being deployed that engineering for speed, such as we do in this paper, is most useful. Independent sampling is also used in chemistry and physics, for example to compute the ground state of Ising models (and Potts models) and to simulate Stochastic Cellular Automata.

The technique of constructing butterfly-patterned partial sums appears to be best suited for situations where a SIMD processor is used to compute tables of relative probabilities for multiple discrete distributions, each of which is then used just once to draw a single value, and where each thread, when computing its table, must fetch data from a contiguous region of memory whose address is computed from other data. The LDA application for which we developed the technique has these characteristics. The technique uses transposed memory access in order to allow a SIMD memory controller to touch at most three cache lines on each fetch, then cheaply constructs a butterfly-patterned set of partial sums that are just adequate to allow partial sums actually needed to be constructed on the fly during the course of a binary search. This butterfly-pattern approach provides significant speedup (up to 35%) over a transposition-only approach for our LDA machine-learning application.
References


